
2N3906 2 N3904 Mode Forward Actine


Base - Emitter Justion, Forward Einser Collector - Base Junction, Renerse Biasec

$$\beta = \frac{I_c}{I_B} = h_F = huge$$
 $d = \frac{I_c}{I_E}$
 $< 1 \leq close to 1$
 $= \frac{I_c}{I_E}$

VBE 2 0,65 V



Transistor Man



Common Emitter Amplifier For design calculations tie + Rte

 $R_{tc} = R_{c} || R_{L} , R_{te} = R_{E} || R_{E} ||$ $F_{ie} = \frac{R_{tb} + F_{x}}{1 + \beta} + F_{e} , F_{e} = \frac{V_{T}}{I_{E}}$ instrucce enritter resistance

1 AVI ~ RZE = & Rall RL RZE REI | REZ

For symmetric clippins must

Ic = Rc | Rc + REI + REI | | RE2

Ic = & IE

Z = B B+1

restrict services

Common Emitter Amplifier

de Analysis

buil de noltages el currents

$$R_{BZ} = \frac{I_{C}}{I_{B}}$$

$$R_{BZ} = \frac{I_{C}}{I_{B}}$$

$$R_{BZ} = \frac{I_{C}}{I_{B}}$$

$$R_{BI} = \frac{I_{C}}{I_{E}}$$

$$R_{EI} = \frac{\beta}{\beta + 1}$$

Find Thananin Eg looking out of haro

RBB
$$I_{E}$$

RBB I_{E}

RBB I_{E}

RBB I_{E}

RBB I_{E}

RBI I_{B}

RBI I_{B}

RBI I_{B}

If the transistor is in the

$$VBB = IBRBB + VBE + IEREI$$

Cutobb $VBB < V_V = 0.65$ VBE on $Ic = IE = IB = 0$
 $VE = D$ $VB = VBB$ $Vc = V^{\dagger}$

Saturation
$$V_{CE} = V_{CEROT} \approx 0.27$$
 $V^{+} = I_{C} R_{C} + V_{CEROT} + I_{E} R_{E1}$
 $I_{C} = \frac{V^{+} - V_{CEROT}}{R_{C} + \frac{R_{E1}}{A}}$

This occurs for

VBB > RBB IB + VY + IEREI

Clipping

The autput levels at which the event clips are buretions of Re, Ri, REI, REZ, Ic, & the transistor parameters.

The capacitors are modeled as de hatteries with values equal to the de voltage drop across than

Vcz = V+-IcRc $\frac{1}{\sqrt{e^2}} \frac{1}{\sqrt{e^2}} \frac{1$

Vo = Ic Rell RL

To get symmetric clipping set $V_0^{\dagger} = -V_0^{\dagger} \Longrightarrow$

Georgia Institute of Technology

School of Electrical and Computer Engineering

ECE 3042	Microelectronic Circuits Laboratory			Verification Sheet	
NAME:			SECTION:		
GT NUMBER:			GTID:		
Experiment 1: Single Stage Amplifier					
Procedure	Time Completed	Date Completed	Verification (Must demonstrate circuit)	Points Possible	Points Received
1. Breadboard Prep				20	
4. Bias				20	
5,6. Small Signal Gain and Freq Response				20	
7. Clipping				20	
8. Spectral Analysis				20	
procedures during you A signature below by to complete the expe	omplete the experimen our scheduled lab peric your lab instructor, Do eriment and receive ful the experiment at a 50	od or spend your ention r. Brewer, or Dr. Robi Il credit on the report	re scheduled lab sessions permits you to at	on attempting tend the ope	g to do so. en lab hours

SIGNATURE: _____ DATE: _____

ECE 3042 Check-off Requirements for Experiment 1

Make sure you have made all required measurements before requesting a check-off. For all check-offs, you must demonstrate the circuit or measurement to a lab instructor. All screen captures must have a time/date stamp.

1. Breadboard Preparation

- ✓ Power supply connected to breadboard binding posts.
- ✓ 100 ohm resistors in series with binding posts to positive and negative rails on breadboard.
- ✓ Wire from ground post to ground rail on board.
- ✓ Decoupling capacitors in place and correctly oriented.

4. Bias

✓ Collector, base, and emitter voltages and collector current recorded.

5, 6. Gain and Frequency Response

- ✓ Oscilloscope screen capture showing input and output signals and Vpp measurements for each signal.
- ✓ Calculation of the gain.
- ✓ Plot of gain versus frequency made with HPVEE, LabView, or by hand with -3dB frequencies and midband gain labeled and their values recorded.

7. Clipping

- ✓ Screen capture showing soft clipping on output and measured positive and negative peak amplitudes (can use max and min functions on scope).
- ✓ Screen capture displaying hard clipping on output and measured positive and negative clipping levels (can use max and min functions on scope).
- ✓ Screen capture of XY plot when amplifier is clipped.
- ✓ Calculation of slope of XY plot (use scope cursors).

8. Spectral Analysis

- ✓ Screen capture showing fundamental and distortion components.
- ✓ Screen capture after adjusting pot to maximize amplitude of fundamental but eliminate distortion components.
- ✓ Measured circuit gain after pot adjustment.
- ✓ Measured pot value (disconnect pot from circuit before measuring).